

1 WHAT IS CLAIMED IS:

2

3 1. A semiconductor memory device, comprising an array of rows and

4 columns of memory cells each disposed at an intersection between a digit line

5 and a word line, wherein said array of rows and columns of memory cells is

6 subdivided into a plurality of substantially equivalent partial arrays of rows and

7 columns of memory cells, said plurality of partial arrays arranged with respect

8 to one another such that at least first and second elongate intermediate areas

9 are defined between said adjacent pairs of said plurality of partial arrays, and

10 said partial arrays being further subdivided into a plurality of sub-arrays, said

11 memory device further comprising:

12 row address predecoding circuitry, disposed in said first intermediate

13 area between a pair of said partial arrays, responsive to row address signals

14 supplied to said device to generate a plurality of predecoded row address

15 signals; and

16 a plurality of local row address decoding circuits, each associated with

17 and disposed proximally with respect to one of said sub arrays and each

18 electrically coupled to said row address predecoding circuitry to receive said

19 predecoded row address signals, said local row decoding circuits selectively

20 responsive to said predecoded row address signals to apply at least one word

21 line driving signal to its associated subarray during a memory access cycle.

22

23 2. A memory device in accordance with claim 1, further comprising:

1 column address decoding circuitry, disposed in said first intermediate
2 area, said column address decoding circuitry selectively responsive to column
3 address signals applied to said device to apply at least one column select to a
4 plurality of said sub-arrays in at least one of said partial array blocks.

5
6 3. A memory device in accordance with claim 2, further comprising:

7 a plurality of primary input/output lines, extending along said first
8 intermediate area;

9 a plurality of secondary input/output lines, each selectively coupled to a
10 plurality of said sub-arrays and selectively coupled to at least one of said
11 plurality of primary input output lines.

12
13 4. A memory device in accordance with claim 3, further comprising:

14 a plurality of primary sense amplifiers, each primary sense amplifier
15 disposed adjacent to at least one sub-array and responsive to application of a
16 column select signal to said sub-array to sense a voltage differential on said
17 digit lines in said array.

18
19 5. A memory device in accordance with claim 4, further comprising:

20 a plurality of secondary sense amplifiers, each disposed in said first
21 intermediate area and selectively coupled to said primary sense amplifiers via
22 said secondary input/output lines.

